UVM Verification Engineer
The UVM Verification Engineer is involved in FPGA, System-on-Chip, Integrated Circuit or ASIC design projects. He specializes in Universal Verification Methodology (UVM), a standardized methodology for verification activities....